

# Datasheet

## AP6275SDSR

IEEE 802.11ax/ac/a/b/g/n 2x2

WiFi with Bluetooth5.3 M.2 LGA Type 1216 Module

---

## The revision history of the product specification

Version	Purpose	Date	Editor
0.9	Initial Doc	2022/05/03	Aaron
1.0	Modify Operating temperature	2022/06/16	Aaron
1.1	Modify RF Specification & Pin Definition	2022/10/17	Aaron
1.2	Modify Package & Accessory Information	2023/02/07	Aaron

# CONTENTS

<b>1. Introduction</b>	<b>3</b>
1.1 Product Overview	3
1.2 Product Features	3
1.2.1 WLAN	3
1.2.2 Bluetooth	3
<b>2. Specification</b>	<b>4</b>
2.1 General Specification	4
2.2 WiFi 2.4GHz RF Specification	5
2.3 WiFi 5GHz RF Specification	6
2.4 Bluetooth RFSpecification	10
<b>3. Electrical Characteristics</b>	<b>11</b>
3.1 Absolute Maximum Ratings	11
3.2 Recommended Operating Rating	11
<b>4. Host Interface Timing Diagram</b>	<b>12</b>
4.1 Power-up Sequence Timing Diagram	12
4.2 SDIO Interface Description	14
4.3 SDIO Bus Timing Specifications in SDR Modes	16
4.4 SDIO Bus Timing Specifications in DDR50 Mode	19
4.5 PCM Interface Description	21
4.6 UART Interface Description	25
<b>5. Block Diagram</b>	<b>27</b>
<b>6. Pin Definition</b>	<b>28</b>
6.1 Pin Outline	28
6.2 Pin Table	28
<b>7. Mechanical Specifications</b>	<b>32</b>
7.1 Module Dimensions	32
7.2 PCB Footprint	33
<b>8. External clock reference</b>	<b>34</b>
<b>9. Recommended Reflow Profile</b>	<b>35</b>
9.1 Caution for SMT Preparation	36
<b>10. Package Information</b>	<b>37</b>
<b>11. Ordering Information</b>	<b>40</b>
11.1 Optional Accessory	40

# 1. Introduction

## 1.1 Product Overview

AP6275SDSR is an 802.11ax (WiFi 6) SiP Module, 802.11ax allow Increased capacity, faster speed, better coverage connections, improve the battery life of IoT sensors, and extend the range of Wi-Fi signals. By implementing the new 802.11ax standard with its unique features such as OFDMA, 1024QAM, Target Wake Time (TWT), and spatial reuse, the AP6275SDSR module enables smooth streaming of high-resolution videos, fewer dropped connections and faster connections farther away from the router and in dense environments.

The Wi-Fi and Bluetooth 5.3 functionalities module with seamless roaming capabilities and advanced security. The 802.11 ax sip module can support Multi-User MIMO (MU-MIMO) technology to increase channel capacity when simultaneously servicing multiple devices using the same frequency chunks. Furthermore the included SDIO interface for Wi-Fi, UART/ PCM interface for Bluetooth.

## 1.2 Product Features

### 1.2.1 WLAN

- Dual-stream spatial multiplexing up to 1200 Mbps data rate
- 20, 40, 80 MHz channels with optional SGI (1024 QAM modulation)
- TX and RX low-density parity check (LDPC) support for improved range and power efficiency
- Supports 2 antennas with two for shared BT and WLAN port
  - Supports standard SDIO v3.0, compatible with SDIO v2.0 HOST interfaces
- Client MU-MIMO

### 1.2.2 Bluetooth

- BT host digital interface:
  - HCI UART (up to 4 Mbps)
  - PCM for audio data
- Complies with Bluetooth Core Specification Version 5.3 with provisions for supporting future specifications. With Bluetooth Class 1 or Class 2 transmitter operation
- Supports extended synchronous connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets

## 2. Specification

### 2.1 General Specification

Standards	IEEE 802.11 ax/ac/a/b/g/n Wi-Fi + BT 5.3 Module(2T2R) Bluetooth : V5.3, V5.2, V5.0, V4.2, V4.1, V4.0 LE, V3.0+HS, V2.1+EDR
Chipset	Synaptics
Operating Frequency	2.400 GHz ~ 2.4835 GHz (2.4GHz ISM Band) 5.150 GHz ~5.850GHz (5GHz UNII Band) Bluetooth: 2.402 GHz ~ 2.480 GHz
Modulation	WiFi: 802.11b: DSSS (DBPSK, DQPSK, CCK) 802.11g: OFDM (BPSK, QPSK, 16-QAM, 64-QAM) 802.11gn: OFDM (BPSK, QPSK, 16-QAM, 64-QAM) 802.11a: OFDM (BPSK, QPSK, 16-QAM, 64-QAM) 802.11an: OFDM (BPSK, QPSK, 16-QAM, 64-QAM) 802.11ac: OFDM (BPSK, QPSK, 16-QAM, 64-QAM, 256-QAM) 802.11ax: OFDMA (BPSK, QPSK, 16-QAM, 64-QAM, 256-QAM, 1024-QAM)  BT: Header: GFSK Payload 2M: $\pi/4$ -DQPSK Payload 3M: 8-DPSK
WiFi Interface	Support SDIO 3.0 / 2.0.
BT Interface	UART / PCM
Form Factor	M.2 1216 Module
Antenna	2 x MHF4 connector
Dimension	L x W x H: 12mm( $\pm$ 0.1mm) x 16mm( $\pm$ 0.1mm) x 1.65mm(Max.)
Operating temperature	-40°C to 85°C
Storage temperature	-40°C to 125°C
Humidity(Non-Condensing)	10%~ 95% (Operating)
Weight	0.56g
Driver Support	Linux, Android

Note: The optimal RF performance specified in the data sheet, however, is guaranteed only -10 °C to +55 °C and 3.2V < VBAT < 3.6V without derating performance.

## 2.2 WiFi 2.4GHz RF Specification

Conditions: VBAT=3.3V; VDDIO=1.8V; Temp:25°C

Output Power, tolerance $\pm 1.5\text{dB}$					
The transmit EVM quality & spectrum mask are compliant with IEEE 802.11 standard					
802.11b	1Mbps	2Mbps	5.5Mbps	11Mbps	
	19	19	19	19.	
802.11g	6、9Mbps	12、18Mbps	24Mbps	36Mbps	48Mbps
	19	19	18.5	18.5	18
	54Mbps				
	16.5				
802.11n 20MHz	MCS0~2	MCS3	MCS4	MCS5	MCS6
	19	18.5	18.5	18	16.5
	MCS7				
	16				
802.11ax 20MHz	HE0~2	HE3	HE4	HE5	HE6
	19	18.5	18.5	18	16.5
	HE7	HE8	HE9		
	16	16	15		
Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.					
Sensitivity, tolerance $\pm 2\text{ dB}$					
CCK modulation PER $\leq 8\%$ 、OFDM modulation PER $\leq 10\%$					
802.11b	Data Rate	Spec.(dBm)			
	1Mbps	-97			
	2Mbps	-93			
	5.5Mbps	-91			
	11Mbps	-88			
802.11g SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)	
	6Mbps	-92.5	24Mbps	-84.5	
	9Mbps	-91.5	36Mbps	-81.5	
	12Mbps	-90.5	48Mbps	-78	
	18Mbps	-87.5	54Mbps	-75.5	
802.11g MIMO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)	
	6Mbps	-95	24Mbps	-87	
	9Mbps	-94	36Mbps	-84	
	12Mbps	-93	48Mbps	-81	
	18Mbps	-90	54Mbps	-78	
802.11n_20MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)	
	MCS0	-92	MCS4	-81.5	
	MCS1	-89	MCS5	-78	
	MCS2	-87	MCS6	-75.5	
	MCS3	-84	MCS7	-74.5	
802.11n_20MHz MIMO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)	
	MCS0	-93	MCS5	-80	
	MCS1	-92	MCS6	-78	
	MCS2	-90	MCS7	-76	
	MCS3	-87	MCS8	-72	
	MCS4	-83	MCS15	-73	

	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	802.11ax_20MHz SISO	MCS0	-92	MCS6
MCS1		-89	MCS7	-74.5
MCS2		-87	MCS8	-72
MCS3		-84	MCS9	-70
MCS4		-81.5		
MCS5		-78		
Maximum Input Level	802.11b : -10 dBm			
	802.11g/n/ax : -20 dBm			

## 2.3 WiFi 5GHz RF Specification

Conditions: VBAT=3.3V; VDDIO=1.8V; Temp:25°C

Output Power, tolerance $\pm 2$ dB					
The transmit EVM quality & spectrum mask are compliant with IEEE 802.11 standard					
802.11a	Frequency (MHz)	6~9Mbps	12~18Mbps	24Mbps	36Mbps
	5150~5350	16	16	15.5	15.5
	5470~5720	16	16	15.5	15.5
	5725~5845	16	16	15.5	15.5
	Frequency (MHz)	48Mbps	54Mbps		
	5150~5350	15.5	15		
	5470~5720	15.5	15		
	5725~5845	15.5	15		
802.11n 20MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	16	16	15.5	15.5
	5470~5720	16	16	15.5	15.5
	5725~5845	16	16	15.5	15.5
	Frequency (MHz)	MCS6	MCS7		
	5150~5350	15	14		
	5470~5720	15	14		
5725~5845	15	14			
802.11n 40MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	15.5	15.5	15	15
	5470~5720	15.5	15.5	15	15
	5725~5845	15.5	15.5	15	15
	Frequency (MHz)	MCS6	MCS7		
	5150~5350	14.5	13.5		
	5470~5720	14.5	13.5		
5725~5845	14.5	13.5			
802.11ac 20MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	16	16	15.5	15.5
	5470~5720	16	16	15.5	15.5
	5725~5845	16	16	15.5	15.5
	Frequency (MHz)	MCS6	MCS7	MCS8	
	5150~5350	15	14	11.5	
	5470~5720	15	14	11.5	
5725~5845	15	14	11.5		

802.11ac 40MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	15	15	15	15
	5470~5720	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	MCS6	MCS7	MCS8	MCS9
	5150~5350	14.5	14	11.5	10
	5470~5720	14.5	14	11.5	10
	5725~5845	14.5	14	11.5	10
802.11ac 80MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	15.5	15	14.5	14.5
	5470~5720	15.5	15	14.5	14.5
	5725~5845	15.5	15	14.5	14.5
	Frequency (MHz)	MCS6	MCS7	MCS8	MCS9
	5150~5350	14	14	10	10
	5470~5720	14	14	10	10
	5725~5845	14	14	10	10
802.11ax 20MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5150~5350	16	15.5	15.5	15.5
	5470~5720	16	15.5	15.5	15.5
	5725~5845	16	15.5	15.5	15.5
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5150~5350	14.5	14.5	11.5	11.5
	5470~5720	14.5	14.5	11.5	11.5
	5725~5845	14.5	14.5	11.5	11.5
	Frequency (MHz)	HE10	HE11		
	5150~5350	10	10		
	5470~5720	10	10		
	5725~5845	10	10		
802.11ax 40MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5150~5350	15	15	15	15
	5470~5720	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5150~5350	14.5	14	12	10
	5470~5720	14.5	14	12	10
	5725~5845	14.5	14	12	10
	Frequency (MHz)	HE10	HE11		
	5150~5350	8	8		
	5470~5720	8	8		
	5725~5845	8	8		
802.11ax 80MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5150~5350	15.5	15	14.5	14.5
	5470~5720	15.5	15	14.5	14.5
	5725~5845	15.5	15	14.5	14.5
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5150~5350	14	14	10	10
	5470~5720	14	14	10	10
	5725~5845	14	14	10	10
	Frequency (MHz)	HE10	HE11		
	5150~5350	8	8		
	5470~5720	8	8		
	5725~5845	8	8		

Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.



Sensitivity, tolerance $\pm 2$ dB OFDM modulation PER $\leq 10\%$				
	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
802.11a SISO	6Mbps	-89.5	24Mbps	-82.5
	9Mbps	-88	36Mbps	-80
	12Mbps	-87	48Mbps	-75.5
	18Mbps	-86	54Mbps	-72.5
802.11a MIMO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	6Mbps	-92	24Mbps	-85.5
	9Mbps	-91	36Mbps	-83
	12Mbps	-90	48Mbps	-78.5
	18Mbps	-89	54Mbps	-75.5
802.11n_20MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-89.5	MCS4	-78.5
	MCS1	-87.5	MCS5	-75.5
	MCS2	-86.5	MCS6	-72.5
	MCS3	-82.5	MCS7	-70.5
802.11n_20MHz MIMO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-92	MCS5	-78
	MCS1	-90.5	MCS6	-75.5
	MCS2	-88.5	MCS7	-73.5
	MCS3	-85.5	MCS8	-88.5
	MCS4	-81.5	MCS15	-69.5
802.11n_40MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-87	MCS4	-76
	MCS1	-85	MCS5	-71
	MCS2	-82	MCS6	-70
	MCS3	-79	MCS7	-68
802.11n_40MHz MIMO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-88	MCS5	-75
	MCS1	-88	MCS6	-73
	MCS2	-86	MCS7	-71
	MCS3	-83	MCS8	-86
	MCS4	-79	MCS15	-67
802.11ac_20MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-89.5	MCS5	-74.5
	MCS1	-87.5	MCS6	-72.5
	MCS2	-85.5	MCS7	-70
	MCS3	-82.5	MCS8	-67.5
	MCS4	-78.5		
802.11ac_20MHz MIMO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0,NSS=1	-92	MCS6,NSS=1	-75
	MCS1,NSS=1	-90.5	MCS7,NSS=1	-72.5
	MCS2,NSS=1	-87.5	MCS8,NSS=1	-70
	MCS3,NSS=1	-84.5	MCS0,NSS=2	-88
	MCS4,NSS=1	-81	MCS8,NSS=2	-65

802.11ac_40MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-87.5	MCS5	-71.5
	MCS1	-85.5	MCS6	-69.5
	MCS2	-82.5	MCS7	-68.5
	MCS3	-79.5	MCS8	-64.5
	MCS4	-75.5	MCS9	-63.5
802.11ac_40MHz MIMO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0,NSS=1	-89.5	MCS6,NSS=1	-72.5
	MCS1,NSS=1	-87.5	MCS7,NSS=1	-71.5
	MCS2,NSS=1	-85.5	MCS8,NSS=1	-67.5
	MCS3,NSS=1	-81.5	MCS9,NSS=1	-65.5
	MCS4,NSS=1	-78.5	MCS0,NSS=2	-85.5
	MCS5,NSS=1	-76.5	MCS9,NSS=2	-59.5
802.11ac_80MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-84.5	MCS5	-67.5
	MCS1	-81.5	MCS6	-67
	MCS2	-78.5	MCS7	-65
	MCS3	-75.5	MCS8	-62
	MCS4	-72.5	MCS9	-60.5
802.11ac_80MHz MIMO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0,NSS=1	-87	MCS6,NSS=1	-70
	MCS1,NSS=1	-85	MCS7,NSS=1	-67.5
	MCS2,NSS=1	-82	MCS8,NSS=1	-62.5
	MCS3,NSS=1	-79	MCS9,NSS=1	-63
	MCS4,NSS=1	-76	MCS0,NSS=2	-83
	MCS5,NSS=1	-71	MCS9,NSS=2	-58
802.11ax_20MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-89.5	HE6	-72.5
	HE1	-87.5	HE7	-69.5
	HE2	-86.6	HE8	-67.5
	HE3	-82.5	HE9	-63.5
	HE4	-78.5	HE10	-58.5
	HE5	-74.5	HE11	-55.5
802.11ax_40MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-87.5	HE6	-69.5
	HE1	-85.5	HE7	-68.5
	HE2	-82.5	HE8	-64.5
	HE3	-79.5	HE9	-63.5
	HE4	-75.5	HE10	-59.5
	HE5	-71.5	HE11	-54.5
802.11ax_80MHz SISO	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-84.5	HE6	-67
	HE1	-81.5	HE7	-65
	HE2	-78.5	HE8	-62
	HE3	-75.5	HE9	-60.5
	HE4	-72.5	HE10	-55
	HE5	-67.5	HE11	-51
Maximum Input Level	802.11a/n/ac/ax: -30 dBm			

## 2.4 Bluetooth RF Specification

Conditions: VBAT=3.3v ; VDDIO=1.8V ; Temp:25°C

RF Specification	
Output Power, tolerance $\pm 2$ dB	
	CL1 (dBm)
BDR Output Power	7
EDR Output Power	5
BLE Output Power	7
Sensitivity, tolerance $\pm 2$ dB	
Sensitivity @ BER=0.1% for GFSK (1Mbps)	-89 dBm
Sensitivity @ BER=0.01% for $\pi/4$ -DQPSK (2Mbps)	-92 dBm
Sensitivity @ BER=0.01% for 8DPSK (3Mbps)	-84 dBm
Sensitivity @ BER=30.8% for LE (1Mbps)	-92 dBm
Sensitivity @ BER=30.8% for 2LE (2Mbps)	-91 dBm
Maximum Input Level	GFSK (1Mbps): -20dBm
	$\pi/4$ -DQPSK (2Mbps): -20dBm
	8DPSK (3Mbps): -20dBm

Note\* : The Bluetooth BDR output power is able to be configured by firmware (hcd file).

### 3. Electrical Characteristics

#### 3.1 Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
VBAT	Input supply Voltage	-0.5	4.5	V
VDDIO	Digital/Bluetooth/I/O Voltage	-0.5	2.07	V

IC ESD SPEC: Extreme caution must be exercised to prevent electrostatic discharge (ESD) damage.

Symbol	IC ESD Specification Condition	Minimum ESD Rating	Unit
ESD_HAND_HBM	Human body model contact discharge per JEDEC EID/JESD22-A114	1.5	kV
ESD_HAND_CDM	Charged device model contact discharge per JEDEC EIA/JESD22-C101	300 <sup>a</sup>	V

a. 250V for BT\_13DBMOP and BT\_PAVDD\_V3P3

#### 3.2 Recommended Operating Rating

The module requires two power supplies: VBAT and VDDIO.

Voltage rails	Min.	Typ.	Max.	Unit
VBAT	3.0	3.3	4.8	V
VDDIO	1.68	1.8	1.98	V

VBAT current consumption 1200mA (Peak), when VBAT = 3.3V

The module requires two power supplies: other Digital I/O Pins.


For VDDIO=1.8V	Min.	Max.	Unit
VIH	0.65×VDDIO	N/A	V
VIL	N/A	0.4×VDDIO	V
VOH output@2mA	VDDIO-0.4	N/A	V
VOL output@2mA	N/A	0.4	V

## 4. Host Interface Timing Diagram


### 4.1 Power-up Sequence Timing Diagram

The module has signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing values indicated are minimum required values; longer delays are also acceptable.


- **WL\_REG\_ON:** This signal is used by the PMU to power up the WLAN section. It is also OR-gated with the BT\_REG\_ON input to control the internal regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT\_REG\_ON and WL\_REG\_ON are both low, the regulators are disabled.
- **BT\_REG\_ON:** This signal is used by the PMU to decide whether or not to power down the internal regulators. If BT\_REG\_ON and WL\_REG\_ON are low, the regulators will be disabled.
- It suggests customers connect WL\_REG\_ON and BT\_REG\_ON to GPIOs for control, otherwise unexpected errors may occur when boot-up the device.
- In the figure, The VDDIO power supply has been included in the module. When VBAT is power-up, VDDIO will rise to high level after 15 ms.
- The module main chip has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms after VDDC and VDDIO are available before initiating PCIe accesses.




**WLAN=ON, Bluetooth=ON**



**WLAN=OFF, Bluetooth=OFF**



**WLAN=ON, Bluetooth=OFF**



**WLAN=OFF, Bluetooth=ON**

## 4.2 SDIO Interface Description

The module WLAN section provides support for SDIO version 3.0 at 1.8V signaling, including the new UHS-1 mode:


DS : Default speed (DS) up to 25MHz, including 1- and 4-bit modes.

- SDR12 : SDR up to 25 MHz
- SDR25 : SDR up to 50MHz
- SDR50 : SDR up to 100MHz
- SDR104 : SDR up to 208MHz
- DDR50 : DDR up to 50MHz

Noted : The AP6275SDSR is backward compatible with SDIO V2.0 host interfaces.

**SDIO Pin Description**

SD 4-Bit Mode		SD 1-Bit Mode	
DATA0	Data Line 0	DATA	Data line
DATA1	Data Line 1 or Interrupt	IRQ	Interrupt
DATA2	Data Line 2 or Read Wait	RW	Read Wait
DATA3	Data Line 3	N/C	Not used
CLK	Clock	CLK	Clock
CMD	Command Line	CMD	Command Line




Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (ALL values are referred to minimum VIH and maximum VIL b)</b>					
Frequency – Data Transfer mode	$f_{PP}$	0	-	25	MHz
Frequency – Identification mode	$f_{OD}$	0	-	400	kHz
Clock low time	$t_{WL}$	10	-	-	ns
Clock high time	$t_{WH}$	10	-	-	ns
Clock rise time	$t_{TLH}$	-	-	10	ns
Clock low time	$t_{THL}$	-	-	10	ns
<b>Inputs : CMD, DAT(referenced to CLK)</b>					
Input setup time	$t_{ISU}$	5	-	-	ns
Input hold time	$t_{IH}$	5	-	-	ns
<b>Outputs : CMD, DAT(referenced to CLK)</b>					
Output delay time, - Data Transfer mode	$t_{ODLY}$	0	-	14	ns
Output delay time, - Identification mode	$t_{ODLY}$	0	-	50	ns




### 4.3 SDIO Bus Timing Specifications in SDR Modes

Clock timing (SDR Modes)




Parameter	Symbol	Minimum	Maximum	Unit	Comments
-	$t_{CLK}$	40	-	ns	SDR12 mode
		20	-	ns	SDR25mode
		10	-	ns	SDR50 mode
		4.8	-	ns	SDR104 mode
-	$t_{CR}, t_{CF}$	-	$0.2 \times t_{CLK}$	ns	$t_{CR}, t_{CF} < 2.00$ ns (max) @100MHz, $C_{CARD} = 10$ pF $t_{CR}, t_{CF} < 0.96$ ns (max) @208MHz, $C_{CARD} = 10$ pF
Clock duty	-	30	70	%	-

### SDIO Bus Input timing (SDR Modes)




Symbol	Minimum	Maximum	Unit	Comments
<b>SDR104 Mode</b>				
$t_{IS}$	1.4	-	ns	$C_{CARD} = 10 \text{ pF}$ , $V_{CT} = 0.975V$
$t_{IH}$	0.80	-	ns	$C_{CARD} = 5 \text{ pF}$ , $V_{CT} = 0.975V$
<b>SDR50 Mode</b>				
$t_{IS}$	3.00	-	ns	$C_{CARD} = 10 \text{ pF}$ , $V_{CT} = 0.975V$
$t_{IH}$	0.80	-	ns	$C_{CARD} = 5 \text{ pF}$ , $V_{CT} = 0.975V$

### SDIO Bus output timing (SDR Modes up to 100MHz)



Symbol	Minimum	Maximum	Unit	Comments
$t_{ODLY}$	-	7.5	ns	$t_{CLK} \geq 10 \text{ ns}$ $C_L = 30 \text{ pF}$ using driver type B for SDR50
$t_{ODLY}$	-	14.0	ns	$t_{CLK} \geq 20 \text{ ns}$ $C_L = 40 \text{ pF}$ using for SR12, SDR25
$t_{OH}$	1.5	-	ns	Hold time at the $t_{ODLY}$ (min) $C_L = 15 \text{ pF}$


Card output timing (SDR Modes 100MHz to 208MHz)




Symbol	Minimum	Maximum	Unit	Comments
$t_{OP}$	0	2	UI	Card output phase
$\Delta t_{OP}$	-350	+1550	ps	Delay variation due to temp. change after tuning
$\Delta t_{ODW}$	0.60	-	UI	$t_{ODW} = 2.88 \text{ ns @ } 208\text{MHz}$

- $\Delta t_{OP} = +1550 \text{ ps}$  for junction temperature of  $\Delta t_{OP} = 90$  degrees during operation
- $\Delta t_{OP} = -350 \text{ ps}$  for junction temperature of  $\Delta t_{OP} = -20$  degrees during operation
- $\Delta t_{OP} = +2600 \text{ ps}$  for junction temperature of  $\Delta t_{OP} = -20$  to  $+125$  degrees during operation

$\Delta t_{OP}$  Consideration for Variable Data Window (SDR 104 Mode)




### 4.4 SDIO Bus Timing Specifications in DDR50 Mode



Parameter	Symbol	Minimum	Maximum	Unit	Comments
-	$t_{CLK}$	20	-	ns	DDR50 mode
-	$t_{CR}, t_{CF}$	-	$0.2 \times t_{CLK}$	ns	$t_{CR}, t_{CF} < 4.00 \text{ ns(max) @ 50MHz}$ $C_{CARD} = 10 \text{ pF}$
Clock duty	-	45	55	%	-

#### Data Timing




Parameter	Symbol	Minimum	Maximum	Unit	Comments
<b>Input CMD</b>					
Input setup time	$t_{ISU}$	6	-	ns	$C_{CARD} < 10 \text{ pF}$ (1 Card)
Input hold time	$t_{IH}$	0.8	-	ns	$C_{CARD} < 10 \text{ pF}$ (1 Card)
<b>Output CMD</b>					
Output delay time	$t_{ODLY}$	-	13.7	ns	$C_{CARD} < 30 \text{ pF}$ (1 Card)
Output hold time	$t_{OH}$	1.5	-	ns	$C_{CARD} < 15 \text{ pF}$ (1 Card)
<b>Input DAT</b>					
Input setup time	$t_{ISU2x}$	3	-	ns	$C_{CARD} < 10 \text{ pF}$ (1 Card)
Input hold time	$t_{IH2x}$	0.8	-	ns	$C_{CARD} < 10 \text{ pF}$ (1 Card)
<b>Output DAT</b>					
Output delay time	$t_{ODLY2x}$	-	7.5	ns	$C_{CARD} < 25 \text{ pF}$ (1 Card)
Output hold time	$t_{ODLY2x}$	1.5	-	ns	$C_{CARD} < 15 \text{ pF}$ (1 Card)

## 4.5 PCM Interface Description

AP6275SDSR supports two independent PCM interfaces that share the pins with the I2S interfaces. The PCM interface can connect to linear PCM codec devices in master or slave mode. In master mode, generates the BT\_PCM\_CLK and BT\_PCI\_SYNC signals, and in slave mode, these signals are provided by another master on the PCM interface and are inputs to the AP6275SDSR..

### Short Frame Sync, Master Modem

PCM Timing Diagram (Short Frame Sync, Master Mode)




PCM Interface Timing Specifications (Short Frame Sync, Master Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC delay	0	-	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns

### Short Frame Sync, Slave Mode

PCM Timing Diagram (Short Frame Sync, Slave Mode)




PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_OUT delay	0	-	25	ns
7	PCM_IN setup	8	-	-	ns
8	PCM_IN hold	8	-	-	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns

### Long Frame Sync, Master Mode

PCM Timing Diagram (Long Frame Sync, Master Mode)




PCM Interface Timing Specifications (Long Frame Sync, Master Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC delay	0	-	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns

### Long Frame Sync, Slave Mode

#### PCM Timing Diagram (Long Frame Sync, Slave Mode)




#### PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_OUT delay	0	-	25	ns
7	PCM_IN setup	8	-	-	ns
8	PCM_IN hold	8	-	-	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



### Short Frame Sync, Burst Mode

#### PCM Burst Mode Timing (Receive Only, Short Frame Sync)




#### PCM Burst Mode (Receive Only, Short Frame Sync)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	-	24	MHz
2	PCM bit clock low	20.8	-	-	ns
3	PCM bit clock high	20.8	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns

### Long Frame Sync, Burst Mode

#### PCM Burst Mode Timing (Receive Only, Long Frame Sync)



#### PCM Burst Mode (Receive Only, Long Frame Sync)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	-	24	MHz
2	PCM bit clock low	20.8	-	-	ns
3	PCM bit clock high	20.8	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns

## 4.6 UART Interface Description

The UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth 5.0 UART HCI specification: H4, a custom Extended H4, and H5. The default baud rate is 115.2 Kbaud.

The UART supports the 3-wire H5 UART transport, as described in the Bluetooth specification (Three-wire UART Transport Layer). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.


The UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within  $\pm 2\%$ .

### Example of Common Baud Rates

Desired Rate	Actual Rate	Error(%)
4000000	4000000	0.00
3692000	3692308	0.01
3000000	3000000	0.00
2000000	2000000	0.00
1500000	1500000	0.00
1444444	1454544	0.70
921600	923077	0.16
460800	461538	0.16
230400	230796	0.17
115200	115385	0.16
57600	57692	0.16
38400	38400	0.00
28800	28846	0.16
19200	19200	0.00
14400	14423	0.16
9600	9600	0.00


### UART Timing



### UART Timing Specifications


Ref	Characteristics	Min.	Typ.	Max.	Unit
1	Delay time, BT_UART_CTS_N low BT_UART_TXD valid	-	-	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	-	-	0.5	Bit periods
3	Delay time, midpoint of stop bit BT_UART_RTS_N high	-	-	0.5	Bit periods

## 5. Block Diagram



## 6. Pin Definition

### 6.1 Pin Outline



### 6.2 Pin Table

NO	Name	Type	Description
1	NC	—	Floating (Don't connected to ground)
2	NC	—	Floating (Don't connected to ground)
3	WL_GPIO4	I/O	WLAN GPIO 4
4	VBAT	I	VBAT system power supply input
5	VBAT	I	VBAT system power supply input
6	GND	—	Ground connections
7	WL_GPIO5	I/O	WLAN GPIO 5
8	WL_GPIO8	I/O	WLAN GPIO 8
9	WL_GPIO9	I/O	WLAN GPIO 9
10	NC	—	Floating (Don't connected to ground)
11	NC	—	Floating (Don't connected to ground)
12	ABUCK_1P12	I	Internal Buck voltage generation pin
13	ABUCK_1P12	I	Internal Buck voltage generation pin

14	GND	—	Ground connections
15	ASR_VLX	O	Internal Analog Buck voltage generation pin
16	ASR_VLX	O	Internal Analog Buck voltage generation pin
17	GND	—	Ground connections
18	CSR_VLX	O	Internal Analog Buck voltage generation pin
19	CSR_VLX	O	Internal Analog Buck voltage generation pin
20	GND	—	Ground connections
21	CBUCK_OP9	I	Internal Buck voltage generation pin
22	CBUCK_OP9	I	Internal Buck voltage generation pin
23	GND	—	Ground connections
24	BT_WAKE	I	HOST wake-up Bluetooth device
25	NC	—	Floating (Don't connected to ground)
26	GND	—	Ground connections
27	LPO_IN	I	External Low Power Clock input (32.768KHz)
28	WL_GPIO1	I/O	WLAN GPIO 1/WL_DEV_WAKE
29	NC	—	Floating (Don't connected to ground)
30	NC	—	Floating (Don't connected to ground)
31	NC	—	Floating (Don't connected to ground)
32	GND	—	Ground connections
33	NC	—	Floating (Don't connected to ground)
34	NC	—	Floating (Don't connected to ground)
35	GND	—	Ground connections
36	NC	—	Floating (Don't connected to ground)
37	NC	—	Floating (Don't connected to ground)
38	GND	—	Ground connections
39	NC	—	Floating (Don't connected to ground)
40	NC	—	Floating (Don't connected to ground)
41	GND	—	Ground connections
42	NC	—	Floating (Don't connected to ground)
43	NC	—	Floating (Don't connected to ground)
44	NC	—	Floating (Don't connected to ground)
45	WL_REG_ON	I	Low asserting reset for WiFi core
46	WL_HOST_WAKE	O	WLAN to wake-up HOST
47	SDIO_DATA_3	I/O	SDIO data line 3
48	SDIO_DATA_2	I/O	SDIO data line 2

49	SDIO_DATA_1	I/O	SDIO data line 1
50	SDIO_DATA_0	I/O	SDIO data line 0
51	SDIO_DATA_CMD	I/O	SDIO command line
52	SDIO_DATA_CLK	I/O	SDIO clock line
53	BT_HOST_WAKE	O	Bluetooth device to wake-up HOST
54	BT_UART_CTS	I	Bluetooth UART clear to send
55	BT_UART_TX	O	Bluetooth UART serial data output
56	BT_UART_RX	I	Bluetooth UART serial data input
57	BT_UART_RTS	O	Bluetooth UART request to send
58	PCM_SYNC	I/O	PCM Sync; can be master (output) or slave (input)
59	PCM_IN	I	PCM data input
60	PCM_OUT	O	PCM Data output
61	PCM_CLK	I/O	PCM clock; can be master (output) or slave (input)
62	GND	—	Ground connections
63	BT_REG_ON	I	Low asserting reset for Bluetooth core
64	WL_GPIO2	I/O	WLAN GPIO 2
65	WL_GPIO3	I/O	WLAN GPIO 3
66	DBG_UART_RX/WL_GPIO10	I/O	DBG UART Tx , WLAN GPIO 10
67	DBG_UART_TX/WL_GPIO11	I/O	DBG UART Rx , WLAN GPIO 11
68	GND	—	Ground connections
69	NC	—	Floating (Don't connected to ground)
70	NC	—	Floating (Don't connected to ground)
71	GND	—	Ground connections
72	VIO	P	I/O 1.8 Voltage supply input
73	VIO	P	I/O 1.8 Voltage supply input
74	GND	—	Ground connections
75	GND	—	Ground connections
76	GND	—	Ground connections
77	GND	—	Ground connections
78	GND	—	Ground connections
79	GND	—	Ground connections
80	GND	—	Ground connections
81	GND	—	Ground connections
82	GND	—	Ground connections
83	GND	—	Ground connections


<b>84</b>	GND	—	Ground connections
<b>85</b>	GND	—	Ground connections
<b>86</b>	GND	—	Ground connections
<b>87</b>	GND	—	Ground connections
<b>88</b>	GND	—	Ground connections
<b>89</b>	GND	—	Ground connections
<b>90</b>	GND	—	Ground connections
<b>91</b>	GND	—	Ground connections
<b>92</b>	GND	—	Ground connections
<b>93</b>	GND	—	Ground connections
<b>94</b>	GND	—	Ground connections
<b>95</b>	GND	—	Ground connections
<b>96</b>	GND	—	Ground connections
<b>G1</b>	GND	—	Ground connections
<b>G2</b>	GND	—	Ground connections
<b>G3</b>	GND	—	Ground connections
<b>G4</b>	GND	—	Ground connections
<b>G5</b>	GND	—	Ground connections
<b>G6</b>	GND	—	Ground connections
<b>G7</b>	GND	—	Ground connections
<b>G8</b>	GND	—	Ground connections
<b>G9</b>	GND	—	Ground connections
<b>G10</b>	GND	—	Ground connections
<b>G11</b>	GND	—	Ground connections
<b>G12</b>	GND	—	Ground connections




## 7. Mechanical Specifications

### 7.1 Module Dimensions


< TOP VIEW >



< TOP VIEW >



## 7.2 PCB Footprint



- Solder paste layer design is generally the same as recommended footprint.

(錫膏層設計通常建議和焊墊尺寸相同)

- If soldering quality with good wetting on upright side is essential for PQC, how to optimize the aperture design in the stencil to adjust the amount of solder paste would be crucial.

In addition, a kind of stencil design with stepped thickness in partial area would be considered if the thickness of stencil is about 0.1mm or thinner. Please optimize the stencil design by manufacture engineer or contact SparkLAN FAE for assistance.


(如果模組吃錫品質考量側面爬錫，如何優化鋼網開孔設計以調整適當的錫膏量是非常重要的，尤其鋼網的厚度大約是 0.1mm或更薄時，可考慮局部加厚鋼網的設計。請諮詢製程工程師以優化鋼網的設計,或是聯絡速連通訊技術支持團隊)。

## 8. External clock reference

External LPO signal characteristics

Parameter	Specification	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	+/-25	ppm
Duty cycle	30 - 70	%
Input signal amplitude	1.8±0.09	V
Signal type	Square-wave or sine-wave	-
Input impedance	>100k <5	Ω pF
Clock jitter (integrated over 300Hz – 15KHz)	<1	Hz
Output high voltage	0.7V <sub>io</sub> - V <sub>io</sub>	V

## 9. Recommended Reflow Profile




1. Referred to IPC/JEDEC standard
2. Peak Temperature: <260°C (Time within 5°C of actual Peak Temperature 20-40 seconds)
3. Cycle of Reflow: 2 times max.
4. Adding Nitrogen (N<sub>2</sub>) to implement 2000ppm or less of oxygen concentration during reflow process is recommended.
5. If the shelf time is exceeded, be sure baking step to remove the moisture from the component

## 9.1 Caution for SMT Preparation

Moisture Sensitivity Level: 4




1. Calculated shelf life in sealed bag: 12 months at  $<40^{\circ}\text{C}$  and  $<90\%$  relative humidity (RH).
2. Peak package body temperature:  $250^{\circ}\text{C}$ .
3. After bag was opened, devices that will be subjected to reflow solder or other high temperature process must be
  - a) Mounted within: 72 hours of factory conditions  $\leq 30^{\circ}\text{C}/60\%RH$  or
  - b) Stored per J-STD-033
4. Devices require bake before mounting, if:
  - a) Humidity Indicator Card reads  $> 10\%$  for level 2a-5a devices or  $>60\%$  for level 2 devices when read at  $23\pm 5^{\circ}\text{C}$
  - b) 3a or 3b are not met.
5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.



## 10. Package Information



W	24.00±0.30
A0	15.30±0.10
B0	13.30±0.10
K0	2.00±0.10
E	1.75±0.10
F	11.50±0.10
P0	4.00±0.10
P1	20.00±0.10
P2	2.00±0.10
D0	1.50 <sup>+0.10</sup> <sub>-0.00</sub>
D1	φ 1.50MIN

1. 10 sprocket hole pitch cumulative tolerance ±0.20.
2. Carrier camber is within 1 mm in 250 mm.
3. Material: Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481-D requirements.
5. Thickness: 0.30±0.05mm.
6. Component load per 13" reel: 1000 pcs





Note: 1 tape reel = 1 box = 1,000pcs  
1 Carton = 5 box = 5,000pcs



## 11. Ordering Information

Product Name	Part Number	Description
AP6275SDSR	R9701A20005	11ax/ac/a/b/g/n 2T2R WiFi + BT5.3 M.2 LGA Type 1216 Module

### 11.1 Optional Accessory

Product Name	Part Number	Description
AD-103AG	R3410110203	Dipole Antenna, 2dBi 2.4GHz/5GHz, RP-SMA(M) connector
AD-301N	R3410110220	Dipole Antenna, 4.4dBi/5dBi 2.4G/5GHz, RP-SMA(M) connector
AD-302N	R3410110221	Dipole Antenna, 3dBi/2dBi 2.4G/5GHz, RP-SMA(M) connector
AD-303N	R3410110222	Dipole Antenna, 3dBi/3dBi 2.4G/5GHz, RP-SMA(M) connector
AD-305N	R3410110223	Dipole Antenna, 5dBi/5dBi 2.4G/5GHz, RP-SMA(M) connector
AD-308N	R3410110226	Dipole Antenna, 3dBi/5dBi 2.4G/5GHz, I-PEX / MHF4 connector
AD-309N	R3410110227	Dipole Antenna, 1.68dBi/4.72dBi 2.4G/5GHz, I-PEX / MHF4 connector
AD-310N	R3410110228	Dipole Antenna, 2.65dBi/4.86dBi 2.4G/5GHz, I-PEX / MHF4 connector
AD-311N	R3410110229	Dipole Antenna, 2.67dBi/4.91dBi 2.4G/5GHz, I-PEX / MHF4 connector
CBIRF-NE150	R3470300025	RF Cable, I-PEX/MHF4 to RP-SMA(F); L:150mm; Coaxial 0.81 Black
CBIRF-NE250	R3470300026	RF Cable, I-PEX/MHF4 to RP-SMA(F); L:250mm; Coaxial 0.81 Black